

| 参考文献

- [1] Hisa Ando, “コンピュータ設計の基礎”, 2010年11月, 毎日コミュニケーションズ
- [2] Hisa Ando, “プロセッサを支える技術”, 2011年1月, 技術評論社
- [3] 安藤 秀樹, “命令レベル並列処理”, 2005年10月, コロナ社
- [4] J.Hennessy, D.Patterson, “Computer Architecture: A Quantitative Approach, 4th edition”, Morgan Kaufmann, 2007

Chapter . 1

- [5] SPEC CPU2006, Standard Performance Evaluation Corporation, 2006, <http://www.spec.org/cpu2006/>

Chapter . 2

- [6] CRAY-1 COMPUTER SYSTEM® HARDWARE REFERENCE MANUAL 2240004, Copyright©1977 by CRAY RESEARCH, INC.
- [7] “Intel 64 and IA-32 Architectures Software Developer's Manual”, Intel Corporation, Order Number: 253665-037US, Jan. 2011
- [8] “CONTROL DATA 6400 / 6500 / 6600 COMPUTER SYSTEMS Reference Manual”, Control Data Corp. Rub. No. 60100000, 1969, <http://ed-thelen.org/comp-hist/CDC-6600-R-M.html#TOC/>
- [9] D.W.Anderson, F.J.Sparacio, R.M.Tomasulo, “The IBM System / 360 Model 91: Machine Philosophy and Instruction-Handling”, IBM J. R&D, vol.11, 1967, pp8 -24
- [10] R.M.Tomasulo, “An Efficient Algorithm for Exploiting Multiple Arithmetic Units”, IBM Journal, Jan. 1967, pp25-33

- [11] B.Burgess, “ “Bobcat” AMD's New Low Power x86 Core Architecture”, Hot Chips 22, Aug. 2010

Chapter . 3

- [12] S.W.Dunwell, “Design Objectives for the IBM Stretch Computer”, Eastern Joint Computer Conference, Dec. 1956, pp20-22
- [13] The SPARC Architecture Manual Version 9, SPARC International, Inc.
<http://www.sparc.org/standards/SPARCV9.pdf>
- [14] T.Yeh, Y.Patt, “Two-Level Adaptive Branch Prediction”, The 24th ACM/IEEE Intl. Symp. and Workshop on Microarchitecture, Nov. 1991, pp51-61
- [15] E.Sprangle, R.Chappell, M.Alsup, Y.Patt, “The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference”, ISCA 97, Jun. 1997, pp284-291
- [16] S. McFarling, “Combining Branch Predictors”, WRL Technical Note TN-36, Jun. 1993
- [17] M.Evers, P.Chang, Y.Patt, “Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches”, ISCA 96, May. 1996, pp3-11
- [18] H.Q.Le et al., “IBM POWER6 Microarchitecture”, IBM J. RES. & DEV. VOL. 51 NO. 6, Nov. 2007, pp639-662
- [19] S.Chaudhry, “Rock: A SPARC CMT Processor”, Hot Chips 20, Aug. 2008
- [20] K.Skadron et.al., “Improving Prediction for Procedure Returns with Return-Address-Stack Repair Mechanisms”, Nov. 1998, MICRO 31
- [21] K. Driesen and U. Hijlze, “Accurate Indirect Branch Prediction”, Apr. 1998, ISCA '98
- [22] E.Rotenberg, S.Bennett, J.Smith, “Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching”, Micro29, Dec. 1996, pp24-34

- [23] A.Peleg, U.Wiser , “Dynamic flow instruction cache memory organized around trace segments independent of virtual address line” , USP 5,381,533, Jan. 10, 1995
- [24] G.Hilton et. Al, “The Microarchitecture of the Pentium 4 Processor” , Intel Technology Journal Q1, 2001
- [62] T.Yeh, Y.Patt, “A comparison of dynamic branch predictors that use two levels of branch history” , ISCA '93, Jun. 1993, pp257-266

Chapter . 4

- [25] Intel Xeon Processor 5500 Series Datasheet, Volume 2, Apr. 2009
- [26] J. M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le, and B. Sinharoy, “POWER4 system microarchitecture” , IBM J. R&D, Vol46, No.1, 2002, pp5-26
- [27] A.Charlesworth, “STARFIRE: Extending the SMP Envelope” , IEEE Micro, Jan/Feb. 1998, pp39-49
- [28] J.Duato, “HyperTransport Technology Tutorial” , Hot Chips 21, Aug. 2009
- [29] R.Safraneck, “Intel QuickPath Interconnect Overview” , Hot Chips 21, Aug. 2009
- [30] P.Conway & W.Hughes, “The AMD Opteron™ CMP NorthBridge Architecture: Now and in the Future” , Hot Chips 18, Aug. 2006
- [31] Software Optimization Guide for AMD Family 10h and 12h Processors, http://support.amd.com/us/Processor_TechDocs/40546.pdf, Feb. 2011
- [32] F.Aono, M.Kimura, “The AzusA 16-way Itanium Server” , IEEE Micro, Sep-Oct. 2000, pp54-60
- [33] F.Briggs, S.Chittor, K.Cheng, “Micro-architecture Techniques in the Intel® E8870 Scalable Memory Controller” , 3rd Workshop on Memory Performance Issues, Jun. 2004, pp30-36
- [34] D.Lenoski, J.Laudon, K.Gharachorloo, A.Gupta, J.Hennessy, “The directory-based cache coherence protocol for the DASH multiprocessor” , ISCA 17, May. 1990, pp.148-159
- [35] J.Laudon, D.Lenoski, “The SGI Origin: A ccNUMA Highly Scalable Server” , ISCA 97, Jun. 1997, pp.241-251
- [36] G.Abandah, E.Davidson, “Origin 2000 design enhancements for communication intensive applications” , International Conference on Parallel Architectures and Compilation Techniques, Oct. 1998, pp.30-39
- [37] P.Conway, “Blade Computing with the AMD Opteron Processor (“Magny-Cours”),” Hot Chips 21, Aug. 2009
- [38] M.Herlihy, J.Eliot, B.Moss, “Transactional Memory: Architectural Support For Lock-free Data Structures” , ICSA 20, May. 1993, pp.289-300
- [39] Shavit,N., Touitou,D., “Software transactional memory” , PODC '95: Proceedings of the fourteenth annual ACM symposium on Principles of distributed computing, Aug. 1995
- [40] M.Tremblay, S.Chaudhry, “A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC© Processor” , ISSCC 2008, Feb. 2008, pp.82-83
- [41] D.Pham et. al, “Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor” , IEEE JSSC, Vol 41m Issue 1, Jan. 2006, pp.179-196

Chapter . 5

- [42] Gordon Moore, “Cramming more components onto integrated circuits” , Electronics Magazine 19, Apr. 1965
- [43] R.H. Dennard et. al., “Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions” ,IEEE Journal of Solid-State Circuits, Oct. 1974.
- [44] F.O'Connell, S.White, “POWER3: The next generation of PowerPC processors” , IBM J. R&D, Vol.44, Issue 6, Nov. 2000

- [45] P.Kongetira, K.Aingaran, K.Olukotun, "Niagara: a 32-way multithreaded Sparc processor" , IEEE Micro, Vol.25, Issue 2, Mar-Apr. 2005, pp.21-29
- [46] TPC Benchmark C, Revision 5.11,
http://www.tpc.org/tpcc/spec/tpcc_current.pdf
- [47] D. Morgan, "The Multics System" , IEEE Transactions on Communications, Volume 21, Issue 10, Oct. 1973 pp.1166 - 1167
- [48] 岩本成文, "仮想マシンを支えるハードウェア技術 (インテル)" , 48巻12号, 情報処理, 2007年12月, pp.1421-1431,
<http://download.intel.com/jp/business/japan/pdf/1421-1431.pdf>
- [49] "AMD-V™ Nested Paging" ,
<http://developer.amd.com/assets/NPT-WP-1%201-final-TM.pdf>
- [50] K.Adams, O.Agesen, "A Comparison of Software and Hardware Techniques for x86 Virtualization" , ASPLOS '06 , Oct. 2006
- [51] PCI-SIG SR-IOV Primer,
<http://download.intel.com/design/network/applnots/321211.pdf>
- [52] Intel® 64 and IA-32 Architectures Optimization Reference Manual,
<http://www.intel.com/Assets/PDF/manual/248966.pdf>
- [57] M.Butler, " "Bulldozer" A new approach to multithreaded compute performance" , Hot Chips 22, Aug. 2010
- [58] "Intel® 64 and IA-32 Architectures Optimization Reference Manual (Section 2.1)" , Order Number: 248966-023a, Jan. 2011
- [59] P.Packan et.al., "High Performance 32nm Logic Technology Featuring 2nd Generation High-k + Metal Gate Transistors" , IEDM Tech. Dig., Dec. 2009
http://www.intel.com/technology/architecture-silicon/32nm/IEDM_09_P1268_abstract.htm
- [60] R.Jotwani et.al., "An x86-64 Core Implemented in 32nm SOI CMOS" , ISSCC 2010, Tech. Dig., Paper 5.6, Feb. 2010
- [61] T.Fisher et.al., "Design Solutions for the Bulldozer 32nm SOI 2-Core Processor Module in an 8-Core Cpu" , ISSCC 2011, Tech. Dig., Paper 4.5, Feb. 2011

Chapter 6

- [53] Patrick P. Gelsinger, "Microprocessors for the new millennium: Challenges, opportunities, and new frontiers" , ISSCC 2001, Feb. 2001, pp22-25
- [54] S.Natarajan et.al., "A 32nm Logic Technology Featuring 2nd-Generation High-k + Metal-Gate Transistors, Enhanced Channel Strain and 0.171 μm^2 SRAM Cell Size in a 291Mb Array" , IEDM Tech. Dig., Dec. 2008, pp941-943
- [55] I.Sutherland, R.Sproul, D.Harris, "Logical Effort: Designing Fast CMOS Circuits (The Morgan Kaufmann Series in Computer Architecture and Design)" , Academic Press, 1999
- [56] L.Geppart, T.Perry, "Transmeta's magic show [microprocessor chips]" , IEEE Spectrum, Vol.37, Issue 5, May. 2000