

| 参考文献

Chapter 1

- [1] G.M.Amdahl, G.A.Blaauw, F.P.Brooks, Jr., "Architecture of the IBM System 360", IBM J. of Research and Development, pp.87-101, Apr., 1984.
- [2] "CRAY-1 Computer System Hardware Reference Manual 2240004", CRAY Research Inc., 1977.
- [3] "Intel 64 and IA-32 Architectures Software Developer's Manual", Intel Corporation, Order Number: 253665-025US, Nov., 2007.
<http://download.intel.com/design/processor/manuals/253665.pdf>
- [4] "Intel® Itanium® Architecture Software Developer's Manual Volume 1: Application Architecture Revision 2.2", Intel Corporation, Document Number: 245317-005, January 2006,
<http://download.intel.com/design/Itanium/manuals/24531705.pdf>
- [5] "Alpha Architecture Handbook, Version 4", COMPAQ, Oct. 1998,
<http://h18002.www1.hp.com/cpq-alphaserver/technology/literature/alphaahb.pdf>
- [6] Doron Swade, "Charles Babbage's Difference Engine No. 2 Technical Description", http://ed-thelen.org/bab/bab_tech.html
- [7] Stanford Encyclopedia of Philosophy: Turing Machine,
<http://plato.stanford.edu/entries/turing-machine/>
- [8] "Programmed Data Processor-8 User's Handbook", Digital Equipment Corporation, 1966.
- [9] "Power ISA Version 2.06", IBM, Jan., 2009,
http://www.power.org/resources/downloads/PowerISA_V2.06_PUBLIC.pdf
- [10] "SPARC® Joint Programming Specification (JPS1): Commonality", Sun Microsystems and Fujitsu Limited, May 2002,
<http://www.fujitsu.com/downloads/PRMPWR/JPS1-R1.0.4-Common-pub.pdf>

- [11] R. S. Barton, "A New Approach to the Functional Design of a Digital Computer," , AFIP Conference Proceedings, Vol.19, pp.393-396, 1961
- [12] "Another Approach to Instruction Set Architecture—VAX" ,
<http://www.herrera.unt.edu.ar/arqcom/Descargas/webext3.pdf>
- [13] "ARM® Architecture Reference Manual ARM®v7-A and ARM®v7-R edition" , ARM Corp. DDI 0406B
- [14] John Cocke and V. Markstein, "The evolution of RISC technology at IBM" , IBM J. of R&D, Volume 44, Number 1/2, Page 48, 2000
- [15] John Hennessy and David Patterson, "コンピュータアーキテクチャ 定量的アプローチ 第4版" , 翔泳社 (2008/2/21) ISBN-10: 4798114405, ISBN-13: 978-4798114408
- [16] "CONTROL DATA 6400 / 6500 / 6600 COMPUTER SYSTEMS Reference Manual" , Control Data Corp. Rub. No. 60100000, 1969,
<http://ed-thelen.org/comp-hist/CDC-6600-R-M.html#TOC/>

Chapter . 2

- [17] SPEC CPU2006. Standard Performance Evaluation Corporation, 2006
<http://www.spec.org/cpu2006/>
- [18] F.Pollack. New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies. MICRO-32, Nov. 1999.
- [19] J.C.Eble, "A Generic System Simulator with Novel On-Chip Cache and Throughput Models for Gigascale Integration," Ph.D thesis, Georgia Institute of Technology, 1998.
- [20] P.Gelsinger, "Microprocessors for the new millennium: Challenges, opportunities, and new frontiers", ISSCC 2001, pp22-25, Feb. 2001.
- [21] V.Zyuban & P.Kogge, "Energy Complexity of Register Files", ISLPED, 1998. Proceedings, pp305-310, Aug. 1998.
- [22] Intel® 64 and IA-32 Architectures Optimization Reference Manual, Section 2.3
<http://download.intel.com/design/processor/manuals/248966.pdf>

Chapter 3

- [23] Texas Instruments SN74S181 - ARITHMETIC LOGIC UNITS / FUNCTION GENERATORS – データシート,
<http://www.alldatasheet.jp/datasheet-pdf/pdf/27988/TI/SN74S181.html>
- [24] J. Sklansky, “Conditional-sum addition logic,” IRE Trans. Electronic Computing, vol. EC-9, pp.226-231, June 1960.
- [25] P.Kogge and H.Stone, “A parallel algorithm for the efficient solution of a general class of recurrence equations,” IEEE Trans. Computers, vol. C-22, Issue 8, pp. 786-793, Aug. 1973.
- [26] R.Ladner and M.Fischer, “Parallel prefix computation:’ J. ACM, vol. 27,no.4,pp. 831-838,Oct 1980.
- [27] T.Han and D.Carlson, “Fast area-efficient VLSI Adders” Proc. 8th Symp. Comp. Arith., pp. 49-56, Sept. 1987.
- [28] H.Ling, “High-speed Binary Adder”. IBM J. R&D. Vol.25. No.3, pp156-166, May 1981.
- [29] S.Naffziger, “A subnanosecond 0.5um 64b adder design,” ISSCC, 1996, pp. 362-363.
- [30] D.Booth, “A Signed Binary Multiplication Technique” , Quarterly Journal of Mechanics and Applied Mathematics, 4(2): pp.236–240, June 1951.
- [31] E.M.Schwarz & C.A.Krygowski, “The S/390 G5 Floating-point unit”, IBM J.R&D. Vol.43, No.56. Sept./Nov. 1999.
- [32] C.S.Wallace, “A Suggestion for a Fast Multiplier” , IEEE Transactions on Electronic Computers, EC-13, pp.14–17, February 1964.
- [33] G.W.Bewick, “Fast Multiplication: Algorithms and Implementation”, Ph.D. dissertation, February 1994.
- [34] A.Weinberger, “4-2 carry-save adder module,” IBM Tech. Disclosure Bulletin. vol. 23, Jan. 1981

- [35] D.Villegier & V.Oklobdzija, "Analysis of Booth Encoding Efficiency in Parallel Multipliers Using Compressors for Reduction of Partial Products", 27th Asilomar conf. on Signals, Systems and Computers, 1993, vol.1, pp781 – 784, Nov. 1993
- [36] J.E.Robertson, "A new class of digital division methods," IRE Trans. Electronic Computers, vol. EC-7, pp.218-222, Sept. 1958.
- [37] K.D.Tocher, "Techniques of multiplication and division for automatic binary computers," Quart. J. Mech. Appl. Math., vol. 11, pt. 3, pp.364-384, 1958.
- [38] V.Pratt, "Anatomy of the Pentium Bug" , TAPSOFT '95: Theory and Practice of Software Development, volume 915 of Lecture Notes in Computer Science
- [39] T.Asprey, G.S.Averill, E.DeLano, R.Mason, B.Weiner, J.Yetter, "Performance features of the PA7100 microprocessor" , IEEE Micro, Volume 13, Issue 3, pp.22-35, June 1993.
- [40] S.Fischer, "45nm Next-Generation Intel Core Microarchitecture (Penryn)" , Microprocessor Forum, May 2007.

Chapter . 4

- [41] IEEE Standard 754-1985; IEEE Standard for Binary Floating-Point Arithmetic.
- [42] IEEE Standard 754-2008; IEEE Standard for Floating-Point Arithmetic.
- [43] B.J.Benschneider et al., "A pipelined 50-MHz CMOS 64-bit floating-point arithmetic processor " , JSSC Volume: 24 , Issue: 5, pp.1317-1323, Oct 1989.
- [44] Synergistic Processor Unit 命令セット・アーキテクチャ Version 1.2, Sony, 2007年1月, http://cell.scei.co.jp/pdf/SPU_ISA_v12_j.pdf
- [45] M.D.Ercegovac and T.Lang, "Division and Square Root: Digit Recurrence Algorithms and Implementations" , Kluwer Academic Publishers; Norwell, MA, 1994.

- [46] S.F.Anderson, J.G.Earle, R.E.Goldschmidt and D.M.Powers, "The IBM System/360 Model 91: Floating-point execution unit" , IBM J.R&D, vol.11, pp34-53, 1967.
- [47] L.Eisen et al., "IBM POWER6 accelerators; VMX and DFU", IBM J. R& D, VOL. 51 NO. 6, pp663-64, Nov. 2007.

Chapter . 5

- [48] J.S.Lipstay, "Structural Aspects of the System/360 Model 85, Part II: The Cache," IBM Systems J., Vol.7, No. 1, pp15-21, 1968.
- [49] D.B.Alpert & M.J.Flynn, "Performance trade-offs for microprocessor cache memories", IEEE Micro, Volume: 8 , Issue: 4, page(s): 44-54, Aug. 1988.
- [50] J.D.Gee, M.D.Hill, D.N. Pnevmatikatos, A.J. Smith, "Cache performance of the SPEC92 benchmark suite", IEEE Micro, Volume 13, Issue 4, pp.17-27, Aug. 1993.
- [51] C.Ferdinand, F.Martin, and R.Wilhelm, "Applying compiler techniques to cache behavior prediction" , In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems, pp.37-46, Las Vegas, Nevada, June 1997.
- [52] C.Ferdinand and R.Wilhelm, "Efficient and precise cache behavior prediction for real-time systems" , Real-Time Systems, 17(2-3): , pp131-181, 1999.
- [53] N.P.Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers", ISCA17 1990, pp. 364-373, May.28-31 1990.
- [54] "Software Optimization Guide for AMD Family 10h Processors", Advanced Micro Devices Inc., Nov. 2008,
http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/40546.pdf

-
- [55] G.Henry, "The VIA Isaiah Architecture", Centaur Technology, Inc.
<http://www.via.com.tw/en/downloads/whitepapers/processors/WP080124Isaiah-architecture-brief.pdf>
- [56] H.Q.Le et al., "IBM POWER6 Microarchitecture", IBM J. R& D, VOL. 51, NO. 6, pp639-662, Nov. 2007.
- [57] V.Hartstein, T.Srinivasan, R. Puzak and P.G.Emma, "Cache Miss Behavior: Is It $\sqrt{2}$?", CF'06, May 3-5, 2006, Ischia, Italy.
- [58] J.Tse and A.J.Smith, "CPU Cache Prefetching: Timing Evaluation of Hardware Implementations", IEEE TRANS ON COMPUTERS, VOL. 47, NO. 5, pp509-526, MAY 1998.